Abstract-This paper presents a simple power delivery design for mitigating the coupling of power supply noise in mixedsignal electronics. Digital circuitry operating at high data rates generates supply noise that can interfere with sensitive RF components. Currently used methods, such as split planes and ferrite beads, have limited isolation bandwidth and can pose difficulties for signal integrity. Electromagnetic bandgap (EBG) structures have been shown to exhibit excellent noise isolation characteristics. In this paper, a set of parallel digital buffers and a low-noise amplifier are powered by a power transmission line (PTL) instead of a voltage plane. An embedded bandstop filter in the PTL significantly reduces the amount of coupled noise between the digital and RF supply voltage pins. In addition, a source terminating the PTL provides good noise isolation with even lower supply noise. The proposed methods are easy to design and implement and use much less space than an equivalent EBG structure. Test vehicles using these proposed methods, as well as using an EBG structure, were fabricated and tested with regard to power supply noise, jitter, and noise isolation. The proposed methods show up to 13-dB decrease in coupled power compared with the EBG. In addition, the measured supply noise is decreased by 75% and the total jitter in the transmitted eye diagram is improved by 23% using the proposed method.
I. INTRODUCTION

P
OWER distribution is a difficult challenge for engineers working in mixed signal systems, such as smartphones and other low-power applications. The trend toward lower supply voltages, higher clock frequencies, tighter power constraints, and limited board/die area leaves designers with ever-decreasing margins for maintaining power integrity. Furthermore, in emerging technologies, such as systemon-chip or system-on-package, disparate circuit blocks are integrated together onto the same die or package, thus further complicating the issue. In these complex mixed signal systems, the isolation of supply noise between sensitive circuit blocks is crucial.
The nature of digital circuitry causes digital supplies to be inherently noisy. The switching noise generated by large current transients of digital devices, if injected into the supply rail of sensitive RF components, can lead to significant reduction in performance. Several methods can be used to mitigate the noise coupling, but each has its own drawbacks. The most common methods are to use ferrite bead electromagnetic interference filters, split planes, or electromagnetic bandgap (EBG) structures. Ferrite bead inductors have maximum isolation frequencies of only several hundred megahertz [1] . Also, the resistance of ferrite beads produces additional ohmic loss. Split planes can also be used to create separate digital and analog voltage/ground planes. However, great care must be taken to choose the location of the split plane since this can lead to return current discontinuities [2] .
EBG structures, sometimes referred to as high-impedance surfaces, are a popular topic of research in this area. EBGs are composed of an array of periodic metal patterns, the geometry of which can be altered and optimized to exhibit a desired frequency response. With careful design, EBGs can demonstrate very good noise isolation characteristics. In [3] , it is shown that an alternating impedance EBG structure-based power delivery network can be used to effectively suppress unwanted noise coupling in a mixed-signal system. However, because these structures are generally composed of meandering lines, vias, and irregular shapes, EBGs are generally not well suited for supporting good signal quality. References [4] and [5] show that referencing a signal trace to an EBG can lead to reduced signal quality, for both single and differential-ended signaling. Even if the signal lines are referenced to a solid ground plane, the presence of the EBG can significantly increase the noise at the source due to increased power delivery network (PDN) impedance, as will be shown in this paper.
The focus of this paper is to demonstrate a technique based on the transmission line theory that is simple to implement, has better noise characteristics than EBG, can reduce layer count, and is especially suitable for low-power applications where space is a constraint. This method, based on the power transmission line (PTL), addresses both power supply noise generation and isolation, unlike EBG structures, which are specifically designed for noise isolation purposes only. The PTL concept is presented in detail in [6] and [7] . It is shown that by utilizing a transmission line to provide power to an IC directly, as opposed to using a voltage plane, the PDN and signal lines can be referenced to the same ground plane. By establishing a continuous current loop, the harmful effects of nonideal return paths can be greatly reduced [2] , [6] - [8] . References [7] - [9] have shown that the PTL-based PDN strategy can result in lower power supply noise generated at the digital supply pins. In [10] and [11] , it has been shown that a filter embedded in the PTL can help reduce the noise coupling between the digital and RF blocks.
In this paper, we extend [10] and [11] with substantially more results that further confirm the signal and power quality achievable using a PTL with regard to power supply noise, noise isolation, and jitter. In addition, we provide an additional scheme that eliminates the necessity of the filter used in [10] and [11] . This paper is organized as follows. Section II discusses the PTL-based PDN techniques in detail. The test vehicles and the performance metrics used to characterize each method are presented in Section III. Sections IV and V describe the design of the EBG and PTL test vehicles, respectively. The measurement results, such as power supply noise, eye diagrams, jitter, and noise isolation characteristics, are presented in Section VI. A discussion of the measurement results is provided in Section VII. Finally, Section VIII provides a conclusion.
II. PTL-BASED POWER DISTRIBUTION
The proposed techniques are shown in Figs. 1 and 2 . A common supply voltage powers both digital and RF circuitry via a PTL. The PTL scheme was originally conceived as a method for distributing power to an IC with the aim of reducing the occurrence of nonideal return current paths [6] . In its simplest form, this scheme allows a designer to place a controlled impedance power trace on a signal layer. Consequently, using a constant reference ground layer, the number of layer transitions and other nonidealities traversed by the forward and return currents are minimized. Therefore, the only planes used in the stack-up are ground planes. However, this trace, especially if it is relatively long, will exhibit transmission line effects at high frequencies, including halflambda resonances. These resonances can be mitigated using appropriately placed decoupling capacitors. A more advanced variant of this concept is presented in [8] called constantcurrent PTL. For this method, the PTL is source terminated with a resistance equal to the characteristic impedance Z 0 of the PTL. This matched termination is used to prevent voltage fluctuations from the driver's V DD pin from propagating back on the line and creating multiple reflections. If a high quality printed circuit board substrate and low tolerance passive components are used, the matched termination can also remove the transmission line resonances at higher frequencies without the need for additional capacitors. In addition, a current-balancing dummy path is utilized such that the total current induced on the PTL is kept constant. To ensure a fair comparison, the data buffers on all the test vehicles utilize the constant current signaling scheme in this paper.
When the digital buffers are active and switching, the frequency spectrum of the generated power supply noise will contain many harmonics that are dependent on the input data pattern. In this paper, the input is a clock signal, so the harmonics occur at integer multiples of the fundamental clock frequency. If the noise harmonics fall within the operating bandwidth of the low-noise amplifier (LNA), as shown in Fig. 1 , then the coupled noise appears at the RF output. In the first proposed method, shown in Fig. 1 , a bandstop filter is placed in the supply path of the LNA. The stopband of this filter covers the operating bandwidth of the LNA and serves to attenuate the digital switching noise from propagating between the two circuits. It should be noted that for this method, the PTL is not source terminated.
In the second method, shown in Fig. 2 , the PTL connected to the digital buffers is source terminated. The value of the series termination resistor is the same as the characteristic impedance of the PTL. Therefore, any voltage fluctuations generated by the driver will be absorbed by the termination and will not propagate back and forth across the line. In addition, by matching the PTL, the self-impedance of the PTL is made relatively flat, as the half-lambda resonances are mitigated. However, it is important to consider the subsequent impact on power efficiency. If the PTL can be made relatively wide and its characteristic impedance is low, then the termination can also be a low resistance, and therefore will not be too detrimental to the power efficiency. Furthermore, the inclusion of the termination eliminates the need for the redundant bandstop filter.
III. TEST VEHICLES AND PERFORMANCE METRICS
In this paper, three test boards were designed, fabricated, and tested to demonstrate the effectiveness of each technique, and are listed in Table I . All the test vehicles use the same commercially available 20-pin octal buffer/line driver with four 3.3 V differential positive emitter coupled logic drivers. The characteristic impedance of the PTL is chosen to be Z 0 = 25 for all cases. The RF circuit consists of an LNA with 11-dB gain and an operating frequency f 0 = 1.8 GHz, along with its corresponding biasing circuitry. The design of each is described in detail in the next section.
The purpose of this comparison is to investigate the effects of each method on power delivery, and consequently, their impact on noise coupling and signal quality. Therefore, several performance metrics are chosen to measure the efficacy of each technique.
In terms of power integrity, the peak-to-peak noise voltage on the driver's supply pin on each test vehicle is measured for a range of data rates. This metric shows the relationship between the location of the PDN resonances and the input data rate. In addition, this serves as a baseline measurement for the amount of supply noise that is actually generated by each power distribution technique.
The signal integrity performance is characterized by capturing the eye diagrams of the transmitted digital signal. This metric provides a qualitative comparison of the signal quality that can be expected using the various schemes. In addition, it is known that power supply noise is a primary cause of data-dependent jitter. The jitter and supply noise measurements can be correlated to gain a better understanding of the signal and power integrity performance of the various PDN schemes.
Finally, the signal at the output of the LNA is measured to evaluate noise coupling. When the digital data drivers are switching, noise attributed to the higher order harmonics of the digital signal will appear at the output of the LNA. Viewing the LNA output in the frequency domain shows these undesirable signals. This metric establishes the effectiveness of the EBG and PTL solutions as viable methods for noise isolation.
IV. TEST VEHICLE TV1 (EBG) DESIGN
The EBG structure used in this paper is based on the design described in [12] . However, it is important to note that the conclusions drawn in this paper are not dependent on the specific EBG design used. A single unit cell consists of a square patch with meandering lines. To obtain the desired frequency response, which in this case is a bandstop at the operating frequency of the LNA, 1.8 GHz, the dimensions of the patch and length of the meandering lines were adjusted. The completed EBG structure with port locations, as it is implemented in TV1, is shown in Fig. 3 . The signal layer and the EBG are separated by a solid ground plane, in order to maintain a solid reference plane for the signals. The measured insertion loss is shown in Fig. 4 . The EBG exhibits two bandstops, one from 0.5 to 1.2 GHz and another from 1.4 to 2.0 GHz, the latter of which is the focus of this paper.
The EBG's self-impedance, or Z 11 parameter, is shown in Fig. 5 . As expected, the EBG self-impedance exhibits many resonance peaks outside the bandgap. This is a tradeoff between its high level of isolation and discontinuities encountered from the shape of the metal patterns. For EBG structures, the isolation levels can be increased, but at the cost of a corresponding increase in its self-impedance. In this design, the EBG structure has been optimized to obtain at least 30-dB isolation in the stopband while concurrently keeping the self-impedance levels reasonably low to minimize noise at the source.
The test vehicle measures 5.08 cm × 10.05 cm. The cross section of the test vehicle is shown in Fig. 6 . The fabricated test vehicle is shown in Fig. 7 .
V. PTL-BASED TEST VEHICLES
The fabricated test vehicle TV2 is shown in Fig. 8 and is identical in size as TV1. The PTL is routed on the same layer as the signal traces, with the cross section shown in Fig. 6 . Since the PTL replaces the voltage layer, the voltage layer in Fig. 6 was not used in TV2 and TV3. The PTL, which behaves as a transmission line and is referenced to the solid ground layer located beneath it, is used to power both the LNA and digital buffers. Furthermore, the bandstop filter is embedded in the PTL.
The bandstop filter used is a third-order Chebyshev filter created using the transmission line stub method [13] . In terms of implementation, the advantages of this method are that the filter is easy to design, requires minimum layout space, and does not require an extra layer or components. It is important to note that the EBG structure similarly functions as a distributed bandstop filter. In TV2, the transmission line stubs effectively replace the EBG structure and use much less space, as shown in Figs. 8 and 9 . The measured response of the Chebyshev filter is shown in Fig. 10 and exhibits a bandwidth of 184 MHz centered at 1.82 GHz. The isolation level provided by the filter is 32.8 dB.
The layout for TV3 is not shown in this paper since it is similar to Fig. 8 , with a few modifications. TV3 has a 25-0402 package surface mount resistor placed at the location shown in Fig. 8 , which acts as the source termination for the PTL. Therefore, TV3 does not use the simultaneous switching noise (SSN) filter, so the stubs of the filter in Fig. 9 are removed such that a single 25-PTL trace connects the power supply to the LNA.
VI. MEASUREMENT RESULTS
A. Power Integrity Comparison
The first measure of comparison is the magnitude of power supply noise generated by the digital drivers. The peak-to-peak power supply noise was measured as the input clock frequency is swept from 50 MHz to 2 GHz in 50-MHz increments, and is shown in Fig. 11 . The test point location for measuring the supply noise was at the driver's V DD pin (the test point locations are labeled in Figs. 7 and 8 ). In Fig. 11 , the x-axis is the frequency of the input clock signal and the y-axis is the corresponding peak-to-peak power supply noise. It is important to note that every point on the curve in Fig. 11 represents the noise measured at a specific input frequency and should not be confused with a simple Fourier transform of the supply noise. A Fourier transform of the supply noise would only show the frequency distribution for a given input signal. However, the representation shown in Fig. 11 is much more useful, since it can be used to correlate power supply noise as a function of PDN impedance for the range of input data rates.
From Fig. 11 , TV1 generates more noise than both TV2 and TV3 up to ∼950 MHz. This can be attributed to the large impedance spikes observed in Fig. 5 below 1 GHz. At 1 GHz, the power supply noise significantly reduces due to the lower impedance at this frequency point (Fig. 5) . Around 1.3 GHz, there are peaks for TV2 and TV3 with a similar increase in noise for TV1. Above 1.5 GHz, the noise reduces in all three designs. The peaks in noise for TV2 and TV3 can be explained by transmission line effects.
The self-impedance of the PTL trace is shown in Fig. 12 with the x-axis in terms of frequency and wavelength. The self-impedance is measured at the point where the PTL connects to the V DD pin of the driver and the other end is connected to a voltage source (an ac short to ground). Therefore, the impedance profile shown is for a short circuited PTL for TV2. Like the EBG, the PTL also exhibits peaks in its impedance profile. When the PTL is source terminated, as it is in TV3, the resonances still exist due to board parasitics, and nonideal resistive termination, albeit to a much lesser extent than TV2. This explains the reduced supply noise measured for TV3 compared with TV2 in Fig. 11 . The location of the resonance points can be predicted from the transmission line theory. As shown in Fig. 12 impedance peaks occur at λ/2 resonance points.
By carefully analyzing the location of these resonances, along with the current flow in the circuit, the increased noise at specific frequencies for TV2 and TV3 can be explained. The noise voltage spectrum is proportional to the product of the PTL's self-impedance and the frequency spectrum of the current flowing through the PTL
TV1, TV2, and TV3 all utilize differential signaling, so the total current flowing through the PDN is nearly constant and independent of the data states, as discussed in [8] .
Therefore, the supply noise is dictated primarily by the data edge transitions. For simplicity, it is assumed that the current has the same form as a clock signal, so I ( f ) ≈ S clk ( f ). Consequently, the current spectrum is composed of impulse functions at odd integer multiples of the fundamental clock frequency. When one or more of the impulses overlap with the impedance peaks, a large amount of supply noise is generated. Fig. 13 shows the product of the clock spectrum and the PTL self-impedance for clock signals at 1.1, 1.25, and 1.400 GHz. At 1250 MHz, the peaks in the clock spectrum overlap with the peaks in the impedance curves and result in a larger noise voltage than at the other frequencies.
The balanced currents serve to reduce the current transients flowing across the PDN, and therefore mitigate the effect of the impedance peaks on supply noise for each test vehicle. However, comparing Figs. 5 and 12, there are less impedance peaks for the PTL for the considered frequency range and the peaks are significantly lower in amplitude. Consequently, the reduced impedance peaks mean that fewer decoupling capacitors are needed for the PTL-based designs compared with the EBG-based designs.
B. Signal Integrity Comparison
The second measure of comparison was on signal quality by capturing the eye diagrams and the resulting jitter. The eye diagrams were measured using an Infiniium DCA-X 86100D oscilloscope. Power supply noise is a major contributor to signal integrity performance, especially jitter. Therefore, the total jitter (TJ) was extracted from the eye diagrams to characterize the performance of each PDN scheme at various frequencies. The input signal was a 2 8 − 1 pseudorandom binary sequence at 500, 1000, 1300, 1650, and 2000 Mbits/s. Fig. 14 shows the eye diagrams for the three test vehicles. The jitter values, determined using the dual-Dirac jitter model at BER = 10 −12 [14] , are shown in Fig. 15 .
From Fig. 15 , TV1 consistently exhibits more jitter at all frequencies than either TV2 or TV3. At 500 Mbits/s, both TV2 and TV3 show 60 ps of TJ. This is approximately 22.6% less than TV1, which shows 77.5 ps. In general, it is expected that the jitter worsens at higher data rates, which is consistent with these findings. However, at 1300 Mbits/s, all the three test vehicles exhibit the most jitter. This can be explained by Fig. 11 , where the power supply noise profile of each test vehicle shows a local maximum at approximately 1300 MHz. In addition, TV3 has the lowest supply noise at 1300 MHz, which is also consistent with the jitter results.
C. Noise Isolation Comparison
The third measure for comparison is the isolation level achievable at the output of the LNA in the presence of the switching data drivers. The source of this coupling is through the power distribution network. The test setup for the noise isolation measurements is shown in Fig. 16 .
An Agilent 81133A pattern generator was used to provide the inputs for the digital buffers. An Agilent E8257D analog signal generator provides the RF signal for the LNA, and an Infiniium 86100D oscilloscope was used to measure the coupled noise at the output of the LNA when the buffers are active. The input to the digital buffers is a 606-MHz clock signal. Therefore, the supply noise from the digital buffers has a harmonic at 1.82 GHz, which falls within the operating frequency of the LNA. Fig. 17 shows the output of the LNA for TV1, TV2, and TV3 test vehicles, respectively.
For TV1, the LNA output is −64.91 dBm at 1.82 GHz. For TV2, the output signal is at −77.84 dBm while for TV3, it is at −76.13 dBm. A zoomed-in view of the measured waveforms is shown in Fig. 18 , which clearly shows the noise isolation performance of each test vehicle in the frequency range of interest. The presence of the embedded bandstop filter in TV2 reduces the noise coupling into the LNA by 13 dB compared with TV1. The improvement is due to two factors.
1) The SSN filter is effective in attenuating switching noise components that fall within the operating bandwidth of the LNA. 2) The use of a PTL generates less noise at the V DD node compared with the EBG for an input signal at 606 MHz, as shown in Fig. 11 . In addition, TV3 shows 11.2-dB reduction in the peak noise at 1.82 GHz compared with TV1. The source termination absorbs voltage fluctuations generated at the supply pin of the digital buffers, effectively attenuating noise from propagating to the LNA. This serves the same function as the SSN filter, except the resistive source termination is not frequency selective and therefore provides broadband performance. In all of these examples, the noise at out-of-band frequencies still exists. However, the SSN harmonics are far away from the operating frequency of the LNA and therefore can be filtered at the output of the LNA.
VII. COMPARISON
In this section, we provide a qualitative and quantitative comparison of the three approaches based on the design experience and measurement results. The measurement results are compared for the three test vehicles using the metrics described earlier at several frequencies. A comprehensive comparison of the three test vehicles from the measurements is shown in Table II .
In Table II , three frequencies, namely, 500, 1000, and 1500 MHz, were chosen for the power supply noise and jitter comparison. Except at 1000 MHz, the PTL-based designs show substantial improvement in power supply noise. Around 1000 MHz, the PTL-based designs show an increase in power supply noise due to the half-lambda resonance, which can be suppressed using decoupling capacitors.
With jitter measurements, the PTL-based designs always performed better than the EBG design. For isolation measurements, the PTL design showed substantial improvement as well. EBGs, while capable of achieving high levels of isolation, have several disadvantages. A major concern for highly integrated systems is board space. EBGs, depending on the stopband specifications, require a large board area and must be placed on a separate layer. This further adds to routing difficulties and increases cost. In addition, and perhaps more importantly, EBGs exhibit impedance resonances along both x and y dimensions. In comparison, transmission line structures exhibit resonances only along the length dimension and therefore, are easier to control.
In contrast to EBG structures, PTLs are easier to design and their response is easier to predict. In addition, filters and termination resistors can be designed into the PTL, thereby reducing board space. Table III provides a qualitative comparison of the three design approaches.
VIII. CONCLUSION
It is well known that digital circuitry, especially highspeed I/Os and logic, produces large amounts of power supply noise. In highly integrated systems, it is important to consider noise coupling between noisy digital circuitry and sensitive RF components.
In this paper, three techniques are proposed to address this problem and compared with regard to noise isolation and signal and power integrity. The first method uses an EBG structure that functions both as a power delivery network and as a distributed filter for noise isolation. The other two methods use a combination of a PTL and an embedded bandstop filter or a source-terminated resistor as the mode of power delivery. The findings are corroborated with extensive laboratory measurements, including power supply noise across a range of frequencies, eye diagram, jitter, and noise isolation. The EBG is an interesting solution due to its flexibility. However, it has fundamental limitations that include large board area, unpredictable self-impedance, and long design time. The proposed methods, however, utilize simple transmission line structures. These structures are well defined and easy to design and predict. The PTL methods show a significantly better signal and power integrity performance compared with the EBG solution. Consequently, the PTL methods could be a promising solution for isolation in mixed-signal electronics due to their simplicity in design and implementation especially for low-power electronics.
